

# FDD6685


# 30V P-Channel PowerTrench<sup>o</sup> MOSFET


### **General Description**

This P-Channel MOSFET is a rugged gate version of Fairchild Semiconductor's advanced PowerTrench process. It has been optimized for power management applications requiring a wide range of gave drive voltage ratings (4.5V – 25V).

#### **Features**

- -40 A, -30 V.  $R_{DS(ON)}=20~m\Omega$  @  $V_{GS}=-10~V$   $R_{DS(ON)}=30~m\Omega$  @  $V_{GS}=-4.5~V$
- · Fast switching speed
- High performance trench technology for extremely low R<sub>DS(ON)</sub>
- High power and current handling capability
- Qualified to AEC Q101





### Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V <sub>DSS</sub>	Drain-Source Voltage		-30	V
V <sub>GSS</sub>	Gate-Source Voltage		±25	V
$I_D$	Continuous Drain Current @T <sub>C</sub> =25°C (		<b>-40</b>	
	@T <sub>A</sub> =25°C	(Note 1a)	-11	Α
	Pulsed, PW ≤ 100	OµS (Note 1b)	-100	
P <sub>D</sub>	Power Dissipation for Single Operation	(Note 1)	52	W
		(Note 1a)	3.8	
		(Note 1b)	1.6	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range		−55 to +175	°C

### **Thermal Characteristics**

$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Note 1)	2.9	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	40	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1b)	96	°C/W

This product has been designed to meet the extreme test conditions and environment demanded by the automotive industry.

For a copy of the requirements, see AEC Q101 at http://www.aecouncil.com/

Reliability data can be found at: http://www.fairchildsemi.com/products/discrete/reliability/index.html.

All Fairchild Semiconductor products are manufactured, assembled and tested under ISO9000 and QS9000 quality systems certification.

Device Marking	Device	Reel Size	Tape Width	Quantity
FDD6685	FDD6685	13"	12mm	2500 units


	cal Characteristics	T <sub>A</sub> = 25°C unless otherwise noted				
Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Drain-So	urce Avalanche Ratings (Note	4)				
E <sub>AS</sub>	Single Pulse Drain-Source Avalanche Energy	I <sub>D</sub> = -11 A		42		mJ
I <sub>AS</sub>	Maximum Drain-Source Avalanche Current			-11		Α
Off Char	acteristics		ı	1		
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_{D} = -250 \mu\text{A}$	-30			V
$\Delta BV_{DSS} \ \Delta T_{J}$	Breakdown Voltage Temperature Coefficient	$I_D$ = -250 μA, Referenced to 25°C		-24		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = -24 \text{ V},  V_{GS} = 0 \text{ V}$			-1	μΑ
I <sub>GSS</sub>	Gate-Body Leakage	$V_{GS} = \pm 25V$ , $V_{DS} = 0 V$			±100	nA
On Chara	acteristics (Note 2)					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	-1	-1.8	-3	V
$\Delta V_{GS(th)} \over \Delta T_J$	Gate Threshold Voltage Temperature Coefficient	$I_D = -250 \mu A$ , Referenced to $25^{\circ}C$		5		mV/°C
R <sub>DS(on)</sub>	Static Drain–Source On–Resistance	$V_{GS} = -10 \text{ V},  I_D = -11 \text{ A}$ $V_{GS} = -4.5 \text{ V},  I_D = -9 \text{ A}$ $V_{GS} = -10 \text{ V}, I_D = -11 \text{ A}, T_J = 125^{\circ}\text{C}$		14 21 20	20 30	mΩ
I <sub>D(on)</sub>	On-State Drain Current	$V_{GS} = -10 \text{ V}, \qquad V_{DS} = -5 \text{ V}$	-20			Α
<b>g</b> FS	Forward Transconductance	$V_{DS} = -5 \text{ V}, \qquad I_{D} = -11 \text{ A}$		26		S
Dynamic	Characteristics					
C <sub>iss</sub>	Input Capacitance	$V_{DS} = -15 \text{ V}, \qquad V_{GS} = 0 \text{ V},$		1715		pF
Coss	Output Capacitance	f = 1.0 MHz		440		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			225		pF
$R_{\text{G}}$	Gate Resistance	$V_{GS} = 15 \text{ mV}, \qquad f = 1.0 \text{ MHz}$		3.6		Ω
Switchin	g Characteristics (Note 2)					
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = -15 \text{ V}, \qquad I_{D} = -1 \text{ A},$		17	31	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS} = -10 \text{ V}, \qquad R_{GEN} = 6 \Omega$		11	21	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	1		43	68	ns
t <sub>f</sub>	Turn-Off Fall Time	1		21	34	ns
Qg	Total Gate Charge	$V_{DS} = -15V$ , $I_{D} = -11 A$ ,		17	24	nC
Q <sub>gs</sub>	Gate-Source Charge	$V_{GS} = -5 \text{ V}$		9		nC
$Q_{gd}$	Gate-Drain Charge			4		nC
Drain–Sc	ource Diode Characteristics	and Maximum Ratings			'	
V <sub>SD</sub>	Drain–Source Diode Forward Voltage	$V_{GS} = 0 \text{ V},  I_S = -3.2 \text{ A}  \text{(Note 2)}$		-0.8	-1.2	V
Trr	Diode Reverse Recovery Time	IF = −11 A,		26		ns
Qrr	Diode Reverse Recovery Charge	diF/dt = 100 A/μs		13		nC

### **Electrical Characteristics**

T<sub>A</sub> = 25°C unless otherwise noted

#### Notes:

 R<sub>8JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>8JC</sub> is guaranteed by design while R<sub>8CA</sub> is determined by the user's board design.



a)  $R_{\theta JA} = 40^{\circ} C/W$  when mounted on a  $1 in^2$  pad of 2 oz copper



b)  $R_{\theta JA} = 96^{\circ}C/W$  when mounted on a minimum pad.

Scale 1:1 on letter size paper

**2.** Pulse Test: Pulse Width <  $300\mu$ s, Duty Cycle < 2.0%



3. Maximum current is calculated as:

where  $P_D$  is maximum power dissipation at  $T_C = 25^{\circ}C$  and  $R_{DS(on)}$  is at  $T_{J(max)}$  and  $V_{GS} = 10V$ .

4. Starting  $T_J = 25^{\circ}C$ , L = 0.69mH,  $I_{AS} = -11A$ 

### **Typical Characteristics**




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

## **Typical Characteristics**







Figure 7. Gate Charge Characteristics.








Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.

#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

$ACEx^{TM}$	FACT Quiet Series™	ISOPLANAR™	$POP^{\mathsf{TM}}$	Stealth™
ActiveArray™	FAST®	LittleFET™	Power247™	SuperFET™
Bottomless™	FASTr™	MICROCOUPLER™	PowerSaver™	SuperSOT™-3
CoolFET™	FPS™	MicroFET™	PowerTrench®	SuperSOT™-6
CROSSVOLT™	FRFET™	MicroPak™	QFET®	SuperSOT™-8
DOME™	GlobalOptoisolator™	MICROWIRE™	$QS^{TM}$	SyncFET™
EcoSPARK™	GTO™ .	MSXTM	QT Optoelectronics™	TinyLogic <sup>®</sup>
E <sup>2</sup> CMOS <sup>TM</sup>	HiSeC™	MSXPro™	Quiet Series™	TINYOPTO™
EnSigna™	I <sup>2</sup> C <sup>TM</sup>	$OCX^{TM}$	RapidConfigure™	TruTranslation™
FACT™	ImpliedDisconnect™	OCXPro™	RapidConnect™	UHC™
Across the boar	d. Around the world.™	OPTOLOGIC®	SILENT SWITCHER®	UltraFET®
The Power Franchise™		OPTOPLANAR™	SMART START™	VCX <sup>TM</sup>
Programmable Active Droop™		PACMAN™	SPM™	

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### PRODUCT STATUS DEFINITIONS

### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.